Т

Networking & Parallelism 1



Networks: Talking to the Outside World

Computer Science 61C

- Originally sharing I/O devices between computers
 - E.g., printers
- Then communicating between computers
 - E.g., file transfer protocol
- Then communicating between people
 - E.g., e-mail
- Then communicating between networks of computers
 - E.g., file sharing, www, ...
- Then turning multiple cheap systems into a single computer
- Warehouse scale computing Berkelev EECS

The Internet (1962) www.computerhistory.org/internet_history

Computer Science 61C

- History
- 1963: JCR Licklider, while at DoD's ARPA, writes a memo describing desire to connect the computers at various research universities: Stanford, Berkeley, UCLA, ...
- 1969 : ARPA deploys 4 "nodes" @ UCLA, SRI, Utah, & UCSB
- 1973 Robert Kahn & Vint Cerf invent TCP, now part of the Internet Protocol Suite
- Internet growth rates
 - Exponential since start
- But finally starting to hit human scale limits although lots of silicon cockroaches... Berkeley EECS

www.greatachievements.org/?id=3736 en.wikipedia.org/wiki/Internet_Protocol_Suite



3

The World Wide Web (1989)

en.wikipedia.org/wiki/History_of_the_World_Wide_Web

Computer Science 61C

- "System of interlinked hypertext documents on the Internet"
- History
 - 1945: Vannevar Bush describes hypertext system called "memex" in article
 - 1989: Sir Tim Berners-Lee proposed and implemented the first successful communication between a Hypertext Transfer Protocol (HTTP) client and server using the internet.
 - 1993: NCSA Mosaic: A graphical HTTP client
 - ~2000 Dot-com entrepreneurs rushed in, 2001 bubble burst
- Today : Access anywhere!





World's First web server in 1990

Wawrzynek & Weave



Berkeley EECS

4

Shared vs. Switch-Based Networks



Shared Broadcast

Computer Science 61C

- Old-school Ethernet and Wireless
 - It doesn't just share but all others can see the request?
- How to handle access:
 - Old when I was old skool: Token ring
 - A single "token" that is passed around
 - Ethernet:
 - Listen and send
 - Randomized retry when someone else interrupts you
 - Cable Modem:
 - "Request to send": small request with a listen and send model
- Big transfers then arbitrated
 Berkelev EECS

What makes networks work?





Software Protocol to Send and Receive

Computer Science 61C

Berkeley EECS

Wawrzynek & Weaver

- SW Send steps
 - 1: Application copies data to OS buffer
 - 2: OS calculates checksum, starts timer
 - 3: OS sends DMA request to network interface HW and says start

SW Receive steps

- 3: Network interface copies data from network interface HW to OS buffer, triggers interrupt
- 2: OS calculates checksum, if OK, send ACK; if not, delete message (sender resends when timer expires)
- 1: If OK, OS copies data to user address space, & signals application to continue





Protocols for Networks of Networks?

Computer Science 61C

- What does it take to send packets across the globe?
- Bits on wire or air
- Packets on wire or air
- Delivery packets within a single physical network
- Deliver packets across multiple networks
- Ensure the destination received the data
- Create data at the sender and make use of the data at the receiver



The OSI 7 Layer Network Model

Computer Science 61C	Wawrzynek & V
 A conceptual "Stack" 	
 Physical Link: eg, the wires/wireless 	
• Data Link: Ethernet unputer talle in local network.	Political
Notwork Lover ID	Application
• Network Layer. IP	Presentation
Transport Layer: TCP/UDP	Session
 Session Layer/Presentation Layer/Application Layer 	Transport
Consign Lover/Dresentation Lover really never get used	Network
 Session Layer/Presentation Layer really never got used 	Data Link
 Political Layer: "Feinstein/Burr 'thou shalt not encrypt'" 	Physical
 Nick is starting to spend way too much time on "layer 8" 	
issues	

leaver

Protocol Family Concept

Computer Science 61C

- Protocol: packet structure and control commands to manage communication
- Protocol families (suites): a set of cooperating protocols that implement the network stack
- Key to protocol families is that communication occurs logically at the same level of the protocol, called peer-to-peer...
 ...but is implemented via services at the next lower level
- Encapsulation: carry higher level information within lower level "envelope"



Inspiration...

Computer Science 61C	Wawrzynek & Weaver
 CEO Alice writes letter to CEO Bob Folds letter and hands it to assistant 	Dear Bob,
 Assistant: Puts letter in envelope with CEO Bob's full name Takes to FedEx 	Your days are numbered.
 FedEx Office Puts letter in larger envelope Puts name and street address on FedEx envelope Puts package on FedEx delivery truck 	Alice
FedEx delivers to other company Berkeley EECS	12

The Path of the Letter



The Path Through FedEx



Protocol Family Concept



Physical

Each lower level of stack "encapsulates" information from layer above by adding header and trailer.



Most Popular Protocol for Network of Networks

Computer Science 61C

- Transmission Control Protocol/Internet Protocol (TCP/IP)
- This protocol family is the basis of the Internet, a WAN (wide area network) protocol
 - IP makes best effort to deliver
 - · Packets can be lost, corrupted /random order
 - · But corrupted packets should be turned into lost packets
 - TCP guarantees reliable, in-order delivery of a bytestream
 - Programs don't see packets, they just read and write strings of bytes
 - TCP/IP so popular it is used even when communicating locally: even across homogeneous LAN (local area network)



TCP/IP packet, Ethernet packet, protocols

Computer Science 61C

- Application sends message
 - TCP breaks into 64KiB segments*, adds 20B header
 - IP adds 20B header, sends to network
 - If Ethernet, broken into 1500B packets with headers, trailers

* Not really. Because of fragments not always working, most TCP packets are sized so things fit in an Ethernet packet. That whole layering business is not as clean as we like...





17

TCP and UDP The Two Internet Transfer Protocols

- Computer Science 61C Wawrzynek & Weav TCP: Transmission Control Protocol Connection based SYN->SYN/ACK->ACK 3-way handshake Repeat until receive. so if there is mics. = cause delay! In order & reliable All data is acknowledged Programming interface is streams of data UDP: Universal Datagram Protocol Datagram based ۲ drop, then ... of ... Just send messages Out of order & unreliable Datagrams can arrive in any order or be dropped (but not corrupted)
- Needed for realtime protocols
 Berkeley EECS

And Switching Gears: GPIO

Computer Science 61C

- We see how to do high performance I/O
 - CPU has data it wants to send in main memory
 - Configures device & DMA controller to initiate transfer
 - Device then receives the data through DMA
- We have moderate bandwidth, flexible I/O
 - Universal Serial Bus is really a lightweight not-quite-a-network for your slower peripheral devices
- But what about human scale?
 - With people, we only need to react in milliseconds to hours



Reminder: Amdahl's Law and Programming Effort

Computer Science 61C

- Don't optimize where you don't need to
 - And if I only need to react at kHz granularity... But my processor is a GHz...
- I have 1 million clock cycles to actually decide what to do!
- So lets provide a simple interface
- Because lets face it, my time is more valuable than the computer's time!
- After all, 1 second of my time is worth 1,000,000,000 instructions!



Raspberry Pi GPIO

Computer Science 61C

- A set of physical pins hooked up to the CPU
 - The CPU can write and read these pins as memory, like any other I/O device
- But that is a low level pain for us humans...
 - So the Linux instillation provides "files" that can access GPIO
 - You can literally write a 1 or a 0 to a pin or read the value at a pin
- Plus faster & still simple APIs Berkeley EECS

		Raspberry	Pi2 GI	PIO Header	
	Pin#	NAME		NAME	Pin#
	01	3.3v DC Power		DC Power 5v	02
	03	GPIO02 (SDA1, I2C)	$\bigcirc \bigcirc$	DC Power 5v	04
	05	GPIO03 (SCL1, I2C)	$\bigcirc \bigcirc$	Ground	06
	07	GPIO04 (GPIO_GCLK)	\mathbf{O}	(TXD0) GPIO14	08
	09	Ground	00	(RXD0) GPIO15	10
	11	GPIO17 (GPIO_GEN0)	00	(GPIO_GEN1) GPIO18	12
	13	GPIO27 (GPIO_GEN2)	00	Ground	14
	15	GPIO22 (GPIO_GEN3)	$\mathbf{O}\mathbf{O}$	(GPIO_GEN4) GPIO23	16
	17	3.3v DC Power	\circ	(GPIO_GEN5) GPIO24	18
	19	GPIO10 (SPI_MOSI)	$\odot \mathbf{O}$	Ground	20
5	21	GPIO09 (SPI_MISO)	\odot	(GPIO_GEN6) GPIO25	22
ΝN	23	GPIO11 (SPI_CLK)	\odot	(SPI_CE0_N) GPIO08	24
i	25	Ground	\mathbf{O}	(SPI_CE1_N) GPIO07	26
	27	ID_SD (I ² C ID EEPROM)	\odot	(I ² C ID EEPROM) ID_SC	28
	29	GPIO05	\mathbf{O}	Ground	30
	31	GPIO06	$\mathbf{O}\mathbf{O}$	GPIO12	32
s	33	GPIO13	\mathbf{O}	Ground	34
	35	GPIO19	$\mathbf{O}\mathbf{O}$	GPIO16	36
2	37	GPIO26	00	GPIO20	38
	39	Ground	00	GPIO21	40

Using GPIO

Computer Science 61C

Berkeley EECS

- There are a lot of add-on cards...
 - EG, ones for controlling servos
- Or you can build your own
- Combined with USB provides very powerful glue...
- Similarly some even smaller devices:
 - Adafruit "Trinket": 8 MHz 8-bit microcontroller, 5 GPIO pins Get it for \$8 at the Jacobs Hall store...
- Big application: Serial LED strings
- Color LEDs that have a bit-serial interface



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, …



61C Topics so far ...

Computer Science 61C

- What we learned:
 - Binary numbers
 - C
 - Pointers
 - Assembly language
 - Processor micro-architecture
 - Pipelining
 - Caches
 - Floating point
- What does this buy us?
 - Promise: execution speed
- Let's check! Berkeley EECS

Reference Problem

Computer Science 61C

- Matrix multiplication
 - · Basic operation in many engineering, data, and imaging processing tasks
 - Ex:, Image filtering, noise reduction, ...
 - Core operation in Neural Nets and Deep Learning
 - Image classification (cats ...)
 - Robot Cars
 - Machine translation
 - Fingerprint verification
 - Automatic game playing

dgemm

- double-precision floating-point general matrix-multiply
- Standard well-studied and widely used routine
- Part of Linpack/Lapack
 Berkeley EECS



2D-Matrices

Computer Science 61C

- Square matrix of dimension NxN
 - i indexes through rows
 - j indexes through columns







2D Matrix Memory Layout

Computer Science 61C

- a[][] in C uses row-major
- Fortran uses column-major
- Our examples use column-major

8	lij			
	a ₀₀	a 01	a 02	a ₀₃
	a 10	a 11	a 12	a 13
	a ₂₀	a 21	a ₂₂	a ₂₃
	a ₃₀	a ₃₁	a ₃₂	a 33

					Wawrzyne	ek & We
Row-Major		Colu	olumn-Major		or	
	a 13			a ₃₁		
Row	a 12		•	a 21		
	a 11			a ₁₁		
	a 10			a 01		
	a 03			a ₃₀		
	a 02			a 20		
	a 01			a 10		
Row	a 00		Column	a 00		
			Column			

 $a_{ij}: a[i*N + j] a_{ij}: a[i + j*N]$



28

aver

Simplifying Assumptions...

Computer Science 61C

- We want to keep the examples (somewhat) manageable...
- We will keep the matrixes square
 - So both matrixes are the same size with the same number of rows and columns
- We will keep the matrixes reasonably aligned
 - So size % a reasonable power of 2 == 0



dgemm Reference Code: Python

cience 61C		Wawrzynek & Weaver			
def d f	<pre>gemm(N, a, b, c) or i in range(N) for j in range c[i+j*N] = for k in = c[i+j*</pre>	: e(N): = 0 range(N): *N] += a[i+k*N] * b[k+j*N]			
Ν	Python [Mflops]	 1 MELOP = 1 Million floating- 			
32	5.4	point operations per second			
160	5.5	(fadd, fmul)			
480	5.4	• daemm(N) takes 2*N ³ flops			
960	5.3				
	N 32 160 480 960	def dgemm(N, a, b, c); for i in range(N); for j in range c[i+j*N] = for k in r c[i+j*] N Python [Mflops] 32 5.4 160 5.5 480 5.4 960 5.3			



С

Computer Science 61C

```
Wawrzynek & Weaver
```

- c = a * b
- a, b, c are N x N matrices

```
// Scalar; P&H p. 226
void dgemm_scalar(int N, double *a, double *b, double *c) {
    for (int i=0; i<N; i++)
        for (int j=0; j<N; j++) {
            double cij = 0;
            for (int k=0; k<N; k++)
                 // a[i][k] * b[k][j]
                 cij += a[i+k*N] * b[k+j*N];
                 // c[i][j]
                c[i+j*N] = cij;
        }
    }
</pre>
```

Timing Program Execution

```
Computer Science 61C
                                                                            Wawrzynek & Weave
      #include <stdio.h>
      #include <stdlib.h>
      #include <time.h>
      int main(void) {
          // start time
          // Note: clock() measures execution time, not real time
                    big difference in shared computer environments
          //
                    and with heavy system load
          //
          clock t start = clock();
          // task to time goes here:
          // dgemm(N, ...);
          // "stop" the timer
          clock t end = clock();
          // compute execution time in seconds
          double delta_time = (double)(end-start)/CLOCKS_PER_SEC;
Berkelev EECS
                                                                                  32
```

C versus Python

Computer Science 61C Wawrzynek & Weav					
	Ν	C [GFLOPS]	Python [GFLOPS]		
	32	1.30	0.0054		
	160	1.30	0.0055	240x!	
	480	1.32	0.0054	4	
	960	0.91	0.0053		

Which other class gives you this kind of power? We could stop here ... but why? Let's do better!



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



Why Parallel Processing?

Computer Science 61C

- CPU Clock Rates are no longer increasing
 - Technical & economic challenges
 - Advanced cooling technology too expensive or impractical for most applications
 - Energy costs are prohibitive
- Parallel processing is only path to higher speed
 - Compare airlines:
 - Maximum air-speed limited by economics
 - Use more and larger airplanes to increase throughput
 - (And smaller seats ...)



Using Parallelism for Performance

Computer Science 61C

- Two basic approaches to parallelism:
 - Multiprogramming
 - run multiple independent programs in parallel
 - "Easy"
 - Parallel computing
 - run one program faster
 - "Hard"
- We'll focus on parallel computing in the next few lectures


Single-Instruction/Single-Data Stream (SISD)

Computer Science 61C

Wawrzynek & Weaver

- Sequential computer that exploits no parallelism in either the instruction or data streams. Examples of SISD architecture are traditional uniprocessor machines
 - E.g. Our RISC-V processor
 - We consider superscalar as SISD because the *programming model* is sequential



37

Single-Instruction/Multiple-Data Stream (SIMD or "sim-dee")

Computer Science 61C

```
Wawrzynek & Weaver
```

 SIMD computer processes multiple data streams using a single instruction stream, e.g., Intel SIMD instruction extensions or NVIDIA Graphics Processing Unit (GPU)





Multiple-Instruction/Multiple-Data Streams (MIMD or "mim-dee")



- Multiple autonomous processors simultaneously executing different instructions on different data.
- MIMD architectures include multicore and Warehouse-Scale Computers

Topic of Lecture 22 and beyond.



Multiple-Instruction/Single-Data Stream (MISD)



- Multiple-Instruction, Single-Data stream computer that processes multiple instruction streams with a single data stream.
- Historical significance

This has few applications. Not covered in 61C.



Computer Science 61C

Flynn* Taxonomy, 1966

		Data	Streams
		Single	Multiple
Instruction	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86
Streams	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345 (Clovertown)

- SIMD and MIMD are currently the most common parallelism in architectures – usually both in same system!
- Most common parallel processing programming style: Single Program Multiple Data ("SPMD")
 - Single program that runs on all processors of a MIMD
 - Cross-processor execution coordination using synchronization primitives





Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



SIMD – "Single Instruction Multiple Data"





SIMD (Vector) Mode

Computer Science 61C





SIMD Applications & Implementations

• Video cards

Berkeley EECS

Computer Science 61C	Wawrzynek & Weaver
 Applications 	
Scientific computing	
Matlab, NumPy	
Graphics and video processing	
Photoshop,	
Big Data	
Deep learning	
Gaming	
 Implementations 	
• x86	
• ARM	
RISC-V vector extensions	

First SIMD Extensions: MIT Lincoln Labs TX-2, 1957



ntel x86 SIMD: Continuous Evolution

MMX 1997

<u>1999</u>		2000	2004	2006	2007	2008	2009	2010\11
SSE		SSE2	SSE3	SSSE3	SSE4.1	SSE4.2	AES-NI	AVX
70 instr Single- Precisior Vectors Streamir operatio	n ng ns	144 instr Double- precision Vectors 8/16/32 64/128-bit vector integer	13 instr Complex Data	32 instr Decode	47 instr Video Graphics building blocks Advanced vector instr	8 instr String/XML processing POP-Count CRC	7 instr Encryption and Decryption Key Generation	~100 new instr. ~300 legacy sse instr updated 256-bit vector 3 and 4- operand instructions





https://chrisadkin.io/2015/06/04/under-the-hood-of-the-batch-engine-simd-with-sql-server-2016-ctp/ 48

Laptop CPU Specs

Computer Science 61C

Wawrzynek & Weaver

\$ sysctl -a | grep cpu

hw.physicalcpu: 4 hw.logicalcpu: 8

machdep.cpu.brand string: Intel(R) Core(TM) i5-1038NG7 CPU @ 2.00GHz

machdep.cpu.features: FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT PSE36 CLFSH DS ACPI MMX FXSR SSE SSE2 SS HTT TM PBE SSE3 PCLMULQDQ DTES64 MON DSCPL VMX EST TM2 SSSE3 FMA CX16 TPR PDCM SSE4.1 SSE4.2 x2APIC MOVBE POPCNT AES PCID XSAVE OSXSAVE SEGLIM64 TSCTMR AVX1.0 RDRAND F16C

machdep.cpu.leaf7 features: RDWRFSGS TSC THREAD OFFSET SGX BMI1 AVX2 FDPEO SMEP BMI2 ERMS INVPCID FPU CSDS AVX512F AVX512DQ RDSEED ADX SMAP AVX512IFMA CLFSOPT IPT AVX512CD SHA AVX512BW AVX512VL AVX512VBMI UMIP PKU GFNI VAES VPCLMULQDQ AVX512VNNI AVX512BITALG AVX512VPOPCNTDQ RDPID SGXLC FSREPMOV MDCLEAR IBRS STIBP L1DF ACAPMSR SSBD

machdep.cpu.extfeatures: SYSCALL XD 1GBPAGE EM64T LAHF LZCNT PREFETCHW RDTSCP TSCI



49

AVX SIMD Registers: Greater Bit Extensions Overlap Smaller Versions





Intel SIMD Data Types

Co



(AVX-512 available (but not on Hive so you can't use on Proj 4):

16x float and 8x double)...

But latest: Intel has decided to basically give up on AVX-512 going forward!

Alder Lake's "efficient" cores don't include it so it is turned off! Berkeley EECS

51

ver

Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, …



Problem

Computer Science 61C

- Today's compilers can generate SIMD code
- But in some cases, better results by hand (assembly)
- We will study x86 (not using RISC-V as no vector hardware widely available yet)
 - Over 1000 instructions to learn ...
 - Or to google, either one...
- Can we use the compiler to generate all non-SIMD instructions?



x86 SIMD "Intrinsics"

(intel) Intrinsics Guide

Technologies

	mul pd
SSE SSE	
SSE2	m256d mm256 mu
SSE3	
SSSE3	Synopsis
SSE4.1	m256d _mm256_mul_
SSE4.2	#include <immintrin< td=""></immintrin<>
🔽 AVX	CPUID Flags: AVX
🗆 AVX2	Description
🗆 FMA	Description
🗆 AVX-512	Multiply packed double
C KNC	Operation
SVML	FOR j := 0 t 3
Other	i := j*64
	dst[i+63:i]

Categories

- Application-Targeted
- Arithmetic
- Bit Manipulation
- Cast
- Compare
- Convert
- Cryptography
- **Elementary Math**
- Functions
- General Support

The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions - including Intel® SSE, AVX, AVX-512, and more - without the need to write assembly code.



x86 Intrinsics AVX Data Types

Intrinsics: Direct access to assembly from C

Туре	Meaning
m256	256-bit as eight single-precision floating-point values, representing a YMM register or memory location
m256d	256-bit as four double-precision floating-point values, representing a YMM register or memory location
m256i	256-bit as integers, (bytes, words, etc.)
m128	128-bit single precision floating-point (32 bits each)
m128d	128-bit double precision floating-point (64 bits each)



Intrinsics AVX Code Nomenclature

Compu	ter Science 61C		Wawrzynek & Weave
	Marking	Meaning	
	[s/d]	Single- or double-precision floating point	
	[i/u]nnn	Signed or unsigned integer of bit size nnn, where nnn is 128, 64, 32,	16, or 8
	[ps/pd/sd]	Packed single, packed double, or scalar double	
	epi32	Extended packed 32-bit signed integer	
	si256	Scalar 256-bit integer	



Raw Double-Precision Throughput



https://www.karlrupp.net/2013/06/cpu-gpu-and-mic-hardware-characteristics-over-

Actual performance is lower because of overhead

time/



Vectorized Matrix Multiplication



"Vectorized" dgemm



Performance

Computer Science 61C

N	Gflo	ps
N	scalar	avx
32	1.30	4.56
160	1.30	5.47
480	1.32	5.27
960	0.91	3.64

- 4x faster
- But still << theoretical 25 GFLOPS!



Agenda

Computer Science 61C

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, ...



Loop Unrolling

Computer Science 61C

Berl

 On high performance processors, optimizing compilers performs "loop unrolling" operation to expose more parallelism and improve performance:

Could become:

- 1. Expose data-level parallelism for vector (SIMD) instructions or super-scalar multiple instruction issue
- 2. Mix pipeline with unrelated operations to help with reduce hazards
- 3. Reduce loop "overhead"
- 4. Makes code size larger

Amdahl's Law* applied to dgemm

Computer Science 61C

- Measured dgemm performance
 - Peak 5.5 GFLOPS
 - Large matrices 3.6 GFLOPS
 - Processor 24.8 GFLOPS
- Why are we not getting (close to) 25 GFLOPS?
 - Something else (not floating-point ALU) is limiting performance!
 - But what? Possible culprits:
 - Cache
 - Hazards
 - Let's look at both!



"Vectorized" dgemm: Pipeline Hazards





Loop Unrolling

```
// Loop unrolling: P&H p. 352
com const int UNROLL = 4:
  void dgemm unroll(int n, double *A, double *B, double *C) {
       for (int i=0; i<n; i+= UNROLL*4) {</pre>
           for (int j=0; j<n; j++) {
    __m256d c[4]; 4 registers</pre>
                for (int x=0; x<UNROLL; x++)</pre>
                    c[x] = _mm256_load_pd(C+i+x*4+j*n);
                for (int k=0; k<n; k++) {</pre>
                     m256d b = mm256 broadcast sd(B+k+j*n);
                    for (int x=0; x<UNROLL; x++) Compiler does the unrolling
                         c[x] = mm256 add pd(c[x])
                                mm256 mul pd( mm256 load pd(A+n*k+x*4+i), b));
                for (int x=0; x<UNROLL; x++)</pre>
                    mm256 store pd(C+i+x*4+j*n, c[x]);
           }
       }
                  How do you verify that the generated code is actually unrolled?
  }
Berkeley EECS
```

65

Performance

Computer Science 61C

Wawrzynek & Weaver

N		Gflops		
N	scalar	avx	unroll	
32	1.30	4.56	12.95	
160	1.30	5.47	19.70	
480	1.32	5.27	14.50	
960	0.91	3.64	6.91	



66

Agenda

Computer Science 61C

Wawrzynek & Weaver

- 61C the big picture
- Parallel processing
- Single instruction, multiple data
- SIMD matrix multiplication
- Amdahl's law
- Loop unrolling
- Memory access strategy blocking
- And in Conclusion, …



Lecture 18: Parallel Processing - SIMD

FPU versus Memory Access

Computer Science 61C

- How many floating-point operations does matrix multiply take?
 - F = 2 x N³ (N³ multiplies, N³ adds)
- How many memory load/stores?
 - M = 3 x N² (for A, B, C)
- Many more floating-point operations than memory accesses
 - q = F/M = 2/3 * N
 - Good, since arithmetic is faster than memory access
 - Let's check the code …



But memory is accessed repeatedly





Computer Science 61C



- Where are the operands (A, B, C) stored?
- What happens as N increases?
- <u>Idea</u>: arrange that most accesses are to fast cache!



Blocking

Computer Science 61C

- Idea:
 - Rearrange code to use values loaded in cache many times
 - Only "few" accesses to slow main memory (DRAM) per floating point operation
 - -> throughput limited by FP hardware and cache, not slow DRAM
 - P&H, RISC-V edition p. 465



Blocking Matrix Multiply

(divide and conquer: sub-matrix multiplication)


Memory Access Blocking

Computer Science 61C

```
// Cache blocking; P&H p. 556
            const int BLOCKSIZE = 32;
            void do block(int n, int si, int sj, int sk, double *A, double *B, double *C) {
                 for (int i=si; i<si+BLOCKSIZE; i+=UNROLL*4)</pre>
                     for (int j=sj; j<sj+BL0CKSIZE; j++) {</pre>
                         m256d c[4];
                         for (int x=0; x<UNROLL; x++)</pre>
                             c[x] = _mm256_load_pd(C+i+x*4+j*n);
                         for (int k=sk; k<sk+BL0CKSIZE; k++) {</pre>
                              m256d b = mm256_broadcast_sd(B+k+j*n);
                             for (int x=0; x<UNROLL; x++)</pre>
                                 c[x] = mm256 \text{ add } pd(c[x])
                                         _mm256_mul_pd(_mm256_load_pd(A+n*k+x*4+i), b));
                         for (int x=0; x<UNROLL; x++)</pre>
                             mm256 store pd(C+i+x*4+j*n, c[x]);
                     }
            }
            void dgemm block(int n, double* A, double* B, double* C) {
                 for(int sj=0; sj<n; sj+=BLOCKSIZE)</pre>
                     for(int si=0; si<n; si+=BLOCKSIZE)</pre>
                         for (int sk=0; sk<n; sk += BLOCKSIZE)</pre>
                             do block(n, si, sj, sk, A, B, C);
Berkelev
                                                                                                            73
```

Wawrzynek & Weave

Performance

Computer Science 61C

Wawrzynek & Weaver

N	Gflops			
	scalar	avx	unroll	blocking
32	1.30	4.56	12.95	13.80
160	1.30	5.47	19.70	21.79
480	1.32	5.27	14.50	20.17
960	0.91	3.64	6.91	15.82



And in Conclusion, ...

Computer Science 61C

Wawrzynek & Weaver

- Approaches to Parallelism
 - SISD, SIMD, MIMD (next lecture)
- SIMD
 - One instruction operates on multiple operands simultaneously
- Example: matrix multiplication
 - Floating point heavy -> exploit Moore's law to make fast

